LF198,LF198A,LF298,LF398,LF398A

LF198/LF298/LF398, LF198A/LF398A Monolithic Sample-and-Hold Circuits

TEXAS INSTRUMENTS

Literature Number: SNOSBI3A

National **S**emiconductor

LF198/LF298/LF398, LF198A/LF398A
Monolithic Sample-and-Hold Circuits

General Description

The LF198/LF298/LF398 are monolithic sample-and-hold circuits which utilize BI-FET technology to obtain ultra-high dc accuracy with fast acquisition of signal and low droop rate. Operating as a unity gain follower, dc gain accuracy is 0.002% typical and acquisition time is as low as 6 µs to 0.01%. A bipolar input stage is used to achieve low offset voltage and wide bandwidth. Input offset adjust is accomplished with a single pin, and does not degrade input offset drift. The wide bandwidth allows the LF198 to be included inside the feedback loop of 1 MHz op amps without having stability problems. Input impedance of $10^{10}\Omega$ allows high source impedances to be used without degrading accuracy.

P-channel junction FET's are combined with bipolar devices in the output amplifier to give droop rates as low as 5 mV/min with a 1 µF hold capacitor. The JFET's have much lower noise than MOS devices used in previous designs and do not exhibit high temperature instabilities. The overall design guarantees no feed-through from input to output in the hold mode, even for input signals equal to the supply voltages.

Features

- Operates from ±5V to ±18V supplies
- Less than 10 µs acquisition time
- TTL, PMOS, CMOS compatible logic input
- 0.5 mV typical hold step at C_h = 0.01 µF
- Low input offset
- 0.002% gain accuracy
- Low output noise in hold mode
- Input characteristics do not change during hold mode
- High supply rejection ratio in sample or hold
- Wide bandwidth
- Space qualified, JM38510

Logic inputs on the LF198 are fully differential with low input current, allowing direct connection to TTL, PMOS, and CMOS. Differential threshold is 1.4V. The LF198 will operate from ±5V to ±18V supplies.

An "A" version is available with tightened electrical specifications.

Typical Connection and Performance Curve

DS005692-32

Acquisition Time

DS005692-16

Functional Diagram

DS005692-1

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage	±18V
Power Dissipation (Package Limitation) (Note 2)	500 mW
Operating Ambient Temperature Range	
LF198/LF198A	−55°C to +125°C
LF298	−25°C to +85°C
LF398/LF398A	0°C to +70°C
Storage Temperature Range	−65°C to +150°C
Input Voltage	Equal to Supply Voltage
Logic To Logic Reference Differential Voltage (Note 3)	+7V, −30V
Output Short Circuit Duration	Indefinite

Hold Capacitor Short Circuit Duration	10 sec
Lead Temperature (Note 4)	
H package (Soldering, 10 sec.)	260°C
N package (Soldering, 10 sec.)	260°C
M package:	
Vapor Phase (60 sec.)	215°C
Infrared (15 sec.)	220°C
Thermal Resistance (θ_{JA}) (typicals)	
H package 215°C/W (Board mount in still air)	
85°C/W (Board mount in 400LF/min air flow)	
N package 115°C/W	
M package 106°C/W	
θ_{JC} (H package, typical) 20°C/W	

Electrical Characteristics

The following specfications apply for $-V_S + 3.5V \leq V_{IN} \leq +V_S - 3.5V$, $+V_S = +15V$, $-V_S = -15V$, $T_A = T_j = 25°C$, $C_h = 0.01 \ \mu F$, $R_L = 10 \ k\Omega$, LOGIC REFERENCE = 0V, LOGIC HIGH = 2.5V, LOGIC LOW = 0V unless otherwise specified.

Parameter	Conditions	LF198/LF298			LF398			Units
		Min	Typ	Max	Min	Typ	Max	
Input Offset Voltage, (Note 5)	$T_j = 25°C$		1	3		2	7	mV
	Full Temperature Range			5			10	mV
Input Bias Current, (Note 5)	$T_j = 25°C$		5	25		10	50	nA
	Full Temperature Range			75			100	nA
Input Impedance	$T_j = 25°C$		10^{10}			10^{10}		Ω
Gain Error	$T_j = 25°C$, $R_L = 10k$		0.002	0.005		0.004	0.01	%
	Full Temperature Range			0.02			0.02	%
Feedthrough Attenuation Ratio at 1 kHz	$T_j = 25°C$, $C_h = 0.01 \ \mu F$	86	96		80	90		dB
Output Impedance	$T_j = 25°C$, "HOLD" mode		0.5	2		0.5	4	Ω
	Full Temperature Range			4			6	Ω
"HOLD" Step, (Note 6)	$T_j = 25°C$, $C_h = 0.01 \ \mu F$, $V_{OUT} = 0$		0.5	2.0		1.0	2.5	mV
Supply Current, (Note 5)	$T_j \geq 25°C$		4.5	5.5		4.5	6.5	mA
Logic and Logic Reference Input Current	$T_j = 25°C$		2	10		2	10	μA
Leakage Current into Hold Capacitor (Note 5)	$T_j = 25°C$, (Note 7) Hold Mode		30	100		30	200	pA
Acquisition Time to 0.1%	$\Delta V_{OUT} = 10V$, $C_h = 1000 \ pF$		4			4		μs
	$C_h = 0.01 \ \mu F$		20			20		μs
Hold Capacitor Charging Current	$V_{IN} - V_{OUT} = 2V$		5			5		mA
Supply Voltage Rejection Ratio	$V_{OUT} = 0$	80	110		80	110		dB
Differential Logic Threshold	$T_j = 25°C$	0.8	1.4	2.4	0.8	1.4	2.4	V
Input Offset Voltage, (Note 5)	$T_j = 25°C$		1	1		2	2	mV
	Full Temperature Range			2			3	mV
Input Bias Current, (Note 5)	$T_j = 25°C$		5	25		10	25	nA
	Full Temperature Range			75			50	nA

Electrical Characteristics

The following specfcations apply for $-V_S + 3.5V \leq V_{IN} \leq +V_S - 3.5V$, $+V_S = +15V$, $-V_S = -15V$, $T_A = T_j = 25°C$, $C_h = 0.01\ \mu F$, $R_L = 10\ k\Omega$, LOGIC REFERENCE = 0V, LOGIC HIGH = 2.5V, LOGIC LOW = 0V unless otherwise specified.

Parameter	Conditions	LF198A			LF398A			Units
		Min	Typ	Max	Min	Typ	Max	
Input Impedance	$T_j = 25°C$		10^{10}			10^{10}		Ω
Gain Error	$T_j = 25°C$, $R_L = 10k$		0.002	0.005		0.004	0.005	%
	Full Temperature Range			0.01			0.01	%
Feedthrough Attenuation Ratio at 1 kHz	$T_j = 25°C$, $C_h = 0.01\ \mu F$	86	96		86	90		dB
Output Impedance	$T_j = 25°C$, "HOLD" mode		0.5	1		0.5	1	Ω
	Full Temperature Range			4			6	Ω
"HOLD" Step, (Note 6)	$T_j = 25°C$, $C_h = 0.01\mu F$, $V_{OUT} = 0$		0.5	1		1.0	1	mV
Supply Current, (Note 5)	$T_j \geq 25°C$		4.5	5.5		4.5	6.5	mA
Logic and Logic Reference Input Current	$T_j = 25°C$		2	10		2	10	μA
Leakage Current into Hold Capacitor (Note 5)	$T_j = 25°C$, (Note 7) Hold Mode		30	100		30	100	pA
Acquisition Time to 0.1%	$\Delta V_{OUT} = 10V$, $C_h = 1000\ pF$		4	6		4	6	μs
	$C_h = 0.01\ \mu F$		20	25		20	25	μs
Hold Capacitor Charging Current	$V_{IN} - V_{OUT} = 2V$		5			5		mA
Supply Voltage Rejection Ratio	$V_{OUT} = 0$	90	110		90	110		dB
Differential Logic Threshold	$T_j = 25°C$	0.8	1.4	2.4	0.8	1.4	2.4	V

Note 1: "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits.

Note 2: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX}, θ_{JA}, and the ambient temperature, T_A. The maximum allowable power dissipation at any temperature is $P_D = (T_{JMAX} - T_A)/\theta_{JA}$, or the number given in the Absolute Maximum Ratings, whichever is lower. The maximum junction temperature, T_{JMAX}, for the LF198/LF198A is 150°C; for the LF298, 115°C; and for the LF398/LF398A, 100°C.

Note 3: Although the differential voltage may not exceed the limits given, the common-mode voltage on the logic pins may be equal to the supply voltages without causing damage to the circuit. For proper logic operation, however, one of the logic pins must always be at least 2V below the positive supply and 3V above the negative supply.

Note 4: See AN-450 "Surface Mounting Methods and their effects on Product Reliability" for other methods of soldering surface mount devices.

Note 5: These parameters guaranteed over a supply voltage range of ±5 to ±18V, and an input range of $-V_S + 3.5V \leq V_{IN} \leq +V_S - 3.5V$.

Note 6: Hold step is sensitive to stray capacitive coupling between input logic signals and the hold capacitor. 1 pF, for instance, will create an additional 0.5 mV step with a 5V logic swing and a 0.01μF hold capacitor. Magnitude of the hold step is inversely proportional to hold capacitor value.

Note 7: Leakage current is measured at a junction temperature of 25°C. The effects of junction temperature rise due to power dissipation or elevated ambient can be calculated by doubling the 25°C value for each 11°C increase in chip temperature. Leakage is guaranteed over full input signal range.

Note 8: A military RETS electrical test specification is available on request. The LF198 may also be procured to Standard Military Drawing #5962-8760801GA or to MIL-STD-38510 part ID JM38510/12501SGA.

## Typical Performance Characteristics

Aperture Time
(Note 9)

DS005692-17

Dielectric Absorption Error in Hold Capacitor

DS005692-18

Dynamic Sampling Error

DS005692-19

**Note 9:** See Definition of Terms

# Typical Performance Characteristics (Continued)

Output Droop Rate

ΔV/ΔT (V/SEC)

$T_j = 85°C$

$T_j = 25°C$

HOLD CAPACITOR

100 pF 1000 pF 0.01μF 0.1μF 1μF

DS005692-20

Hold Step

$V^+ = V^- = 15V$
$T_j = 25°C$

HOLD STEP (mV)

HOLD CAPACITOR

100 pF 1000 pF 0.01μF 0.1μF 1μF

DS005692-21

"Hold" Settling Time
(Note 10)

$V^+ = V^- = 15V$
SETTLING TO 1 mV

TIME (μs)

JUNCTION TEMPERATURE (°C)

−50 −25 0 25 50 75 100 125 150

DS005692-22

Leakage Current into Hold Capacitor

$V_S = ±15V$
$V_{OUT} = 0$
HOLD MODE

CURRENT (nA)

JUNCTION TEMPERATURE (°C)

−50 −25 0 25 50 75 100 125 150

DS005692-23

Phase and Gain (Input to Output, Small Signal)

GAIN – INPUT TO OUTPUT (dB)

INPUT TO OUTPUT PHASE DELAY (°)

$C_h = 0$

$C_h = 1000 pF$

$C_h \geq 0.01μF$

$C_h = 1000 pF$

$C_h = 0.01μF$

$C_h \geq 0.1μF$

$C_h = 0$

FREQUENCY (Hz)

1k 10k 100k 1M 10M

DS005692-24

Gain Error

INPUT VOLTAGE – OUTPUT VOLTAGE (mV)

$T_j = 25°C$
$R_L = 10k$
SAMPLE MODE

INPUT VOLTAGE (V)

−15 −10 −5 0 5 10 15

DS005692-25

Power Supply Rejection

$T_j = 25°C$
$V^+ = V^- = 15V$
$V_{OUT} = 0V$

REJECTION RATIO (dB)

POSITIVE SUPPLY

NEGATIVE SUPPLY

FREQUENCY (Hz)

100 1k 10k 100k 1M

DS005692-26

Output Short Circuit Current

CURRENT (mA)

SOURCING

SINKING

JUNCTION TEMPERATURE (°C)

−50 −25 0 25 50 75 100 125 150

DS005692-27

Output Noise

NOISE (nV/√Hz)

"HOLD" MODE

SAMPLE MODE

FREQUENCY (Hz)

10 100 1k 10k 100k

DS005692-28

Note 10: See Definition

Typical Performance Characteristics (Continued)

Input Bias Current

DS005692-29

Feedthrough Rejection Ratio (Hold Mode)

$V^+ = V^- = 15V$
$V_{IN} = 10 \text{ Vp-p}$
$V_{7,8} = 0$
$T_j = 25°C$

$C_h = 0.1\mu F$
$C_h = 0.01\mu F$
$C_h = 1000 \text{ pF}$

DS005692-30

Hold Step vs Input Voltage

$T_j = 100°C$
$T_j = 25°C$
$T_j = -55°C$

DS005692-31

Output Transient at Start of Sample Mode

$C_H = 0.001\mu F$

SAMPLE RATE < 3 kHz
$C_H = 0.01\mu F$
SAMPLE RATE > 3 kHz

DS005692-12

Output Transient at Start of Hold Mode

DS005692-13

Logic Input Configurations

TTL & CMOS
$3V \leq V_{LOGIC} \text{ (Hi State)} \leq 7V$

LF198
SAMPLE
HOLD

DS005692-33

Threshold = 1.4V

V^+
LF198
HOLD
SAMPLE
R1*
2.8V
R2
5.6k

DS005692-34

Threshold = 1.4V
*Select for 2.8V at pin 8

Logic Input Configurations (Continued)

CMOS
$7V \leq V_{LOGIC}$ (Hi State) $\leq 15V$

DS005692-35

Threshold = 0.6 (V$^+$) + 1.4V

DS005692-36

Threshold = 0.6 (V$^+$) − 1.4V

Op Amp Drive

DS005692-37

Threshold ≈ +4V

DS005692-38

Threshold = −4V

Application Hints

Hold Capacitor

Hold step, acquisition time, and droop rate are the major trade-offs in the selection of a hold capacitor value. Size and cost may also become important for larger values. Use of the curves included with this data sheet should be helpful in selecting a reasonable value of capacitance. Keep in mind that for fast repetition rates or tracking fast signals, the capacitor drive currents may cause a significant temperature rise in the LF198.

A significant source of error in an accurate sample and hold circuit is dielectric absorption in the hold capacitor. A mylar cap, for instance, may "sag back" up to 0.2% after a quick change in voltage. A long sample time is required before the circuit can be put back into the hold mode with this type of capacitor. Dielectrics with very low hysteresis are polystyrene, polypropylene, and Teflon. Other types such as mica and polycarbonate are not nearly as good. The advantage of polypropylene over polystyrene is that it extends the maximum ambient temperature from 85°C to 100°C. Most ceramic capacitors are unusable with > 1% hysteresis. Ceramic "NPO" or "COG" capacitors are now available for 125°C operation and also have low dielectric absorption. For more exact data, see the curve *Dielectric Absorption Error*. The hysteresis numbers on the curve are final values, taken after full relaxation. The hysteresis error can be significantly reduced if the output of the LF198 is digitized quickly after the hold mode is initiated. The hysteresis relaxation time constant in polypropylene, for instance, is 10—50 ms. If A-to-D conversion can be made within 1 ms, hysteresis error will be reduced by a factor of ten.

DC and AC Zeroing

DC zeroing is accomplished by connecting the offset adjust pin to the wiper of a 1 kΩ potentiometer which has one end tied to V$^+$ and the other end tied through a resistor to ground. The resistor should be selected to give ≈0.6 mA through the 1k potentiometer.

AC zeroing (hold step zeroing) can be obtained by adding an inverter with the adjustment pot tied input to output. A 10 pF capacitor from the wiper to the hold capacitor will give ±4 mV hold step adjustment with a 0.01 µF hold capacitor and 5V logic supply. For larger logic swings, a smaller capacitor (< 10 pF) may be used.

Logic Rise Time

For proper operation, logic signals into the LF198 must have a minimum dV/dt of 1.0 V/µs. Slower signals will cause excessive hold step. If a R/C network is used in front of the

Application Hints (Continued)

logic input for signal delay, calculate the slope of the waveform at the threshold point to ensure that it is at least 1.0 V/µs.

Sampling Dynamic Signals

Sample error to moving input signals probably causes more confusion among sample-and-hold users than any other parameter. The primary reason for this is that many users make the assumption that the sample and hold amplifier is truly locked on to the input signal while in the sample mode. In actuality, there are finite phase delays through the circuit creating an input-output differential for fast moving signals. In addition, although the output may have settled, the hold capacitor has an additional lag due to the 300Ω series resistor on the chip. This means that at the moment the "hold" command arrives, the hold capacitor voltage may be somewhat different than the actual analog input. The effect of these delays is opposite to the effect created by delays in the logic which switches the circuit from sample to hold. For example, consider an analog input of 20 Vp-p at 10 kHz. Maximum dV/dt is 0.6 V/µs. With no analog phase delay and 100 ns logic delay, one could expect up to (0.1 µs) (0.6V/µs) = 60 mVerror if the "hold" signal arrived near maximum dV/dt of the input. A positive-going input would give a +60 mV error. Now assume a 1 MHz (3 dB) bandwidth for the overall analog loop. This generates a phase delay of 160 ns. If the hold capacitor sees this exact delay, then error due to analog delay will be (0.16 µs) (0.6 V/µs) = −96 mV. Total output error is +60 mV (digital) −96 mV (analog) for a total of −36 mV. To add to the confusion, analog delay is proportioned to hold capacitor value while digital delay remains constant. A family of curves (dynamic sampling error) is included to help estimate errors.

A curve labeled *Aperture Time* has been included for sampling conditions where the input is steady during the sampling period, but may experience a sudden change nearly coincident with the "hold" command. This curve is based on a 1 mV error fed into the output.

A second curve, *Hold Settling Time* indicates the time required for the output to settle to 1 mV after the "hold" command.

Digital Feedthrough

Fast rise time logic signals can cause hold errors by feeding externally into the analog input at the same time the amplifier is put into the hold mode. To minimize this problem, board layout should keep logic lines as far as possible from the analog input and the C_h pin. Grounded guarding traces may also be used around the input line, especially if it is driven from a high impedance source. Reducing high amplitude logic signals to 2.5V will also help.

Guarding Technique

DS005692-5

Use 10-pin layout. Guard around C_h is tied to output.

Typical Applications

X1000 Sample & Hold

DS005692-39

*For lower gains, the LM108 must be frequency compensated

Use $\approx \dfrac{100}{A_V}$ pF from comp 2 to ground

Sample and Difference Circuit (Output Follows Input in *Hold* Mode)


DS005692-40

$V_{OUT} = V_B + \Delta V_{IN}$(HOLD MODE)

Ramp Generator with Variable Reset Level

DS005692-42

*Select for ramp rate
R2 ≥ 10k

$\dfrac{\Delta V}{\Delta T} = \dfrac{1.2V}{(R2)\,(C_h)}$

Integrator with Programmable Reset Level

DS005692-43

V_{OUT} (Hold Mode) $= \left[\dfrac{1}{(R1)\,(C_h)} \displaystyle\int_0^t V_{IN}\, dt \right] + \left[V_R \right]$

Typical Applications (Continued)

Output Holds at Average of Sampled Input

DS005692-46

Select $(R_h) (C_h) \gg \dfrac{1}{2\pi f_{IN} \text{ (Min)}}$

Increased Slew Current

DS005692-47

Reset Stabilized Amplifier (Gain of 1000)

DS005692-49

$V_{OS} \leq 20\mu V$ (No trim)

$Z_{IN} \approx 1 \, M\Omega$

$\dfrac{\Delta V_{OS}}{\Delta t} \approx 30\mu V/\text{sec}$

$\dfrac{\Delta V_{OS}}{\Delta T} \approx 0.1\mu V/°C$

Fast Acquisition, Low Droop Sample & Hold

DS005692-50

Typical Applications (Continued)

Synchronous Correlator for Recovering Signals Below Noise Level

*Select C1 to filter lowest frequency component of input noise

**Select C2 @ ≈ 5 × 10⁻⁶/f_IN

TO SCOPE SWEEP OUTPUT. SCALE R3 TO OBTAIN ≈ 0 TO 3V AT PIN 6.

DS005692-52

2−Channel Switch

DS005692-53

	A	B
Gain	1 ± 0.02%	1 ± 0.2%
Z_{IN}	$10^{10}\Omega$	47 kΩ
BW	≈ 1 MHz	≈ 400 kHz
Crosstalk @ 1 kHz	−90 dB	−90 dB
Offset	≤ 6 mV	≤ 75 mV

DC & AC Zeroing

DS005692-59

Staircase Generator

DS005692-55

*Select for step height
50k → ≅ 1V Step

10

Typical Applications (Continued)

Differential Hold

OUTPUT
= V$_S$ WHEN IN HOLD MODE
= (V$_S$ + V$_{CM}$) WHEN IN SAMPLE MODE

DS005692-57

Capacitor Hysteresis Compensation

DS005692-56

*Select for time constant C1 $= \dfrac{\tau}{100k}$

**Adjust for amplitude

Definition of Terms

Hold Step: The voltage step at the output of the sample and hold when switching from sample mode to hold mode with a steady (dc) analog input voltage. Logic swing is 5V.

Acquisition Time: The time required to acquire a new analog input voltage with an output step of 10V. Note that acquisition time is not just the time required for the output to settle, but also includes the time required for all internal nodes to settle so that the output assumes the proper value when switched to the hold mode.

Gain Error: The ratio of output voltage swing to input voltage swing in the sample mode expressed as a per cent difference.

Hold Settling Time: The time required for the output to settle within 1 mV of final value after the "hold" logic command.

Dynamic Sampling Error: The error introduced into the held output due to a changing analog input at the time the hold command is given. Error is expressed in mV with a given hold capacitor value and input slew rate. Note that this error term occurs even for long sample times.

Aperture Time: The delay required between "Hold" command and an input analog transition, so that the transition does not affect the held output.

Connection Diagrams

Dual-In-Line Package

TOP VIEW

DS005692-11

**Order Number LF398N
or LF398AN
See NS Package Number N08E**

Small-Outline Package

DS005692-15

**Order Number LF298M or LF398M
See NS Package Number M14A**

Metal Can Package

TOP VIEW

DS005692-14

**Order Number LF198H,
LF198H/883, LF298H,
LF398H, LF198AH or LF398AH
See NS Package Number H08C
(Note 8)**

Physical Dimensions inches (millimeters) unless otherwise noted

0.350 − 0.370
(8.890 − 9.398)
DIA

0.315 − 0.335 DIA
(8.001 − 8.509)

0.025 MAX
(0.635) UNCONTROLLED LEAD DIA

0.165 − 0.185
(4.191 − 4.699)

REFERENCE PLANE

SEATING PLANE

0.035
(0.889) MAX

0.500
(12.70) MIN

0.015 − 0.040
(0.381 − 1.016)

0.016 − 0.019
(0.406 − 0.483) DIA TYP

0.195 − 0.205 DIA
(4.953 − 5.207) P.C.

0.100 TYP
(2.540)

0.029 − 0.045
(0.737 − 1.143)

0.028 − 0.034
(0.711 − 0.864)

0.115 − 0.145
(2.921 − 3.683) DIA

45° EQUALLY SPACED

H08C (REV E)

Metal Can Package (H)
Order Number LF198H, LF298H, LF398H, LF198AH or LF398AH
NS Package Number H08C

0.335 − 0.344
(8.509 − 8.738)

14 13 12 11 10 9 8

0.228 − 0.244
(5.791 − 6.198)

30° TYP

LEAD NO. 1 IDENT

1 2 3 4 5 6 7

0.010 MAX
(0.254)

0.150 − 0.157
(3.810 − 3.988)

0.010 − 0.020
(0.254 − 0.508) × 45°

8° MAX TYP ALL LEADS

0.008 − 0.010
(0.203 − 0.254) TYP ALL LEADS

0.004
(0.102) ALL LEAD TIPS

0.016 − 0.050
(0.406 − 1.270) TYP ALL LEADS

0.053 − 0.069
(1.346 − 1.753)

0.004 − 0.010
(0.102 − 0.254)

SEATING PLANE

0.014
(0.356)

0.050
(1.270) TYP

0.008
(0.203) TYP

0.014 − 0.020
(0.356 − 0.508) TYP

M14A (REV H)

Molded Small-Outline Package (M)
Order Number LF298M or LF398M
NS Package Number M14A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

0.373 − 0.400
(9.474 − 10.16)

0.090
(2.286)

0.092
(2.337) DIA

PIN NO. 1 IDENT

OPTION 1

0.250 ± 0.005
(6.35 ± 0.127)

0.032 ± 0.005
(0.813 ± 0.127)
RAD

PIN NO. 1 IDENT

OPTION 2

0.280
(7.112) MIN

0.300 − 0.320
(7.62 − 8.128)

0.030
(0.762) MAX

0.040
(1.016) TYP

20° ± 1°

0.039
(0.991)

0.145 − 0.200
(3.683 − 5.080)

0.130 ± 0.005
(3.302 ± 0.127)

0.125 − 0.140
(3.175 − 3.556)

0.020
(0.508)
MIN

95° ± 5°

0.009 − 0.015
(0.229 − 0.381)

0.125
(3.175)
DIA
NOM

0.065
(1.651)

90° ± 4°
TYP

0.325 +0.040
−0.015

(8.255 +1.016
−0.381)

0.018 ± 0.003
(0.457 ± 0.076)

0.100 ± 0.010
(2.540 ± 0.254)

0.045 ± 0.015
(1.143 ± 0.381)

0.060
(1.524)

0.050
(1.270)

N08E (REV F)

Molded Dual-In-Line Package (N)
Order Number LF398N or LF398AN
NS Package Number N08E

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

IMPORTANT NOTICE